

Revolutionizing Mobile and Cloud via Coherence

Vijay Nagarajan



Nicolai Oswald



Adarsh Patil



Mahesh Dananjaya



Carr Reece



Theo Olausson



Antonios Katsarakais



Vasilis Gavrielatos



Boris Grot



Dan Sorin



Nikos Nikoleris



Tobias Grosser





Modified





Shared




Invalid










Concurrency!









Hierarchy!






Existing approach and its limitations

- Suppose one wants to build a multiprocessor SoC
 - Read ~100-500 page prose document (e.g., CHI).
 - Implement protocol by hand in Verilog




Existing approach and its limitations


- Suppose one wants to build a multiprocessor SoC
 - Read ~100-300 page prose document (Tilelink, CHI).
 - Implement protocol by hand in Verilog
- Limitations
 - Prose = Imprecise
 - Non-exhaustive and conservative
 - Only MOESI



Our Approach: i/p



Our Approach: o/p




Murphi
Gem5
Verilog

Outline

- Background and Motivation
- Concurrency: ProtoGen
- Hierarchy: HieraGen
- Heterogeneity: HeteroGen
- Coherence for the cloud




Cache Coherence



- SWMR: single-writer, multiple-reader invariant

Consistency-directed Cache Coherence



“Cache coherence protocols are notoriously difficult to design and verify” [Memory Systems, 2004]

“The coherence problem is difficult, because it requires coordinating events across nodes” [IEEE Concurrency 2000]

“... directory-based caches

are “... designing and verifying a new hardware coherence protocol is difficult”

“Sophisticated coherence protocols are difficult to design and implement correctly” [ASPLOS 2017]

[Spandex: A Flexible Interface for Efficient Heterogeneous Coherence - ISCA 2018]

design and implement correctly” [ASPLOS 2017]

“Cache coherence protocols for distributed shared memory multiprocessors are notoriously difficult to design” [ICFS 1996]

Bugs in the Wild

No.	Errata Description
63	TLB Flush Filter Causes Coherency Problem in Multiprocessor Systems
1	
51	Description
52	
57	If the TLB flush filter is enabled in a multiprocessor coherency system, the possible use of stale translations even after software updates
58	between the page tables in memory and the translations
60	the possible use of stale translations even after software updates
61	Potential Effect on System
62	Unpredictable system failure.
63	Suggested Workaround
64	In MP systems, disable the TLB flush filter by setting HWCR.FFDIS (bit 6 of MSR 0xC001_0015).
65	
66	Fix Planned
66	Yes
68	
69	Multiprocessor Coherency Problem with Hardware Prefetch Mechanism
70	Microcode Patch Loading in 64-bit Mode Fails To Use EDX

From AnandTech: "... coherency was broken and manually disabled on the Galaxy S 4. The implications are serious from a power consumption (and performance) standpoint."

Why is Coherence Hard?

- Concurrency
- Hierarchy
- Heterogeneity



Outline


- Background and Motivation
- Concurrency: ProtoGen
- Hierarchy: HieraGen
- Heterogeneity: HeteroGen
- Coherence for the cloud



Atomic S to M Transition




Transient States




non-atomic transaction

Concurrent Transactions



Concurrent Transactions



non-atomic transactions + concurrency = **complexity**

To Summarize...

- Stable state protocols assume physically atomic transactions
- Need to support concurrency for performance
- Transient states required to provide logically atomic transactions





Key realization...

- Stable state protocol is a *sequential* specification
- The final protocol is a *non-blocking concurrent* implementation
- Transient states are *synchronization* operations



Insight




Sequential object {
...
...
...
}



Non-blocking concurrent {
...
...
...
}

No wonder cache coherence protocols are **Hard!**

Insight



Directory is the **Linearization point!**

Demystifying Transient States


How do transient states provide logical atomicity?

- Convey directory serialization order to caches
- Transient states ensure that caches obey this order


ProtoGen automates by leveraging this insight!




How does cache infer serialization order?



How to resolve name conflicts?



Rename Messages




ProtoGen Summary

- **Infer** serialization order from incoming messages
- **Rename** messages in order to achieve this
- **React** like in stable state



ProtoGen Tool




ProtoGen as good (or better) than manually generated protocols

Outline


- Background and Motivation
- Concurrency: ProtoGen
- Hierarchy: HieraGen
- Heterogeneity: HeteroGen
- Coherence for the cloud




Hierarchical protocols



The Complexity of Hierarchical protocols




HieraGen* tool flow



*ISCA'20





HeteroGen


- How do you stich together two different protocols?
 - Hieragen should work!

- What is the correctness condition?
 - MOESI style protocols SC
 - RC-style protocols...RC
 - Compound consistency models!


Compound Consistency

- Correctness condition for heterogeneous coherence
- Foundation for heterogeneous consistency
- Each cluster can assume its own memory model

*Gen: i/p



*Gen: o/p



Outline

- Background and Motivation
- Concurrency: ProtoGen
- Hierarchy: HieraGen
- Heterogeneity: HeteroGen
- Coherence for the cloud



Datacentre Distributed datastores

In-memory with read/write API

Backbone of online services



Distributed
Datastore

Distributed datastores

In-memory with read/write API


Backbone of online services

Need:

Consistency (Programmability)

High performance

Fault tolerance (Availability)



Distributed datastores

In-memory with read/write API


Backbone of online services

Need:

Consistency (Programmability)


High performance

Fault tolerance (Availability)



The problem






Performance




Strong
Consistency

Replication \Rightarrow Performance vs Consistency


Existing Solution: Multiple Consistency Levels (MCL)

	Amazon DB
	App Engine
	PNUTS
	Manhattan
	Pileus




What about programmability?

Datacentre Distributed datastore




Datacentre Distributed datastore




Datacentre replication = Fast-path coherence + slow-path consensus?



Coherence-inspired Hermes



Coherence-inspired Hermes



Local reads

Fast, concurrent writes

Protocol reliable but blocking

Shared Memory World



Sweet-spot in the Performance-vs-Consistency?


Data-race-free!



Yes, label synchronisation!




Can we do the same for KVSeS?



Kite




- A Replicated KVS with
- Release Consistency
 - High Availability



Kite Replicated KVS

Rethinking Datacentre Memory



Revolutionizing Mobile/Cloud via Coherence

- Raise abstraction of coherence protocol design and automate
 - Concurrency
 - Hierarchy
 - Heterogeneity
- Datacentre coherence a great opportunity but needs new family of high-performance fault-tolerant coherence protocols.

